

IN THE CLAIMS

1. (Currently Amended) An integrated circuit, comprising:

a central processing unit;

an instruction cache in communication with the central processing unit;

a data cache in communication with the central processing unit;

a trace recorder operable to capture selective information passed from the central processing unit to the instruction cache and the data cache immediately prior to and immediately subsequent to a triggering event, the trace recorder including a memory array, the trace recorder operable to continuously capture selective information in a selective first set of blocks of the memory array prior to the triggering event, the trace recorder operable to capture information subsequent to the triggering event in a second set of blocks of the memory array while maintaining selective information captured prior to the triggering event in the first set of blocks of the memory array.

2. (Previously Presented) The integrated circuit of Claim 1, wherein the trace recorder is a single memory unit operable to capture information associated with both a first triggering event and a second triggering event.

3. (Previously Presented) The integrated circuit of Claim 2, wherein the trace recorder is operable to maintain captured information prior to and associated with the first triggering event upon occurrence of the second triggering event.

4. (Previously Presented) The integrated circuit of Claim 2, wherein the trace recorder is operable to capture information subsequent to and associated with the first triggering event upon the occurrence of the second triggering event.

5. (Previously Presented) The integrated circuit of Claim 2, wherein the trace recorder is operable to capture information associated with the second triggering event prior to and subsequent to the second triggering event.

6. (Original) The integrated circuit of Claim 1, wherein the trace recorder is operable to inhibit capturing of information.

7. (Original) The integrated circuit of Claim 1, wherein the trace recorder is operable to provide captured information to a device external to the integrated circuit.

8. (Original) The integrated circuit of Claim 1, wherein the trace recorder is operable to store captured data in non-consecutive storage locations.

9. (Original) The integrated circuit of Claim 1, wherein the trace recorder is operable to capture data every Nth operating cycle of the central processing unit.

10. (Previously Presented) The integrated circuit of Claim 1, wherein the trace recorder is operable to maintain captured information associated with the first and second triggering events despite the occurrence of a third triggering event.

11. (Currently Amended) A method of recording trace data in a microprocessor based integrated circuit, comprising:

identifying a triggering event;

capturing information transferred from a central processing unit to an associated instruction cache pertaining to the triggering event;

capturing information transferred from a central processing unit to a data cache pertaining to the triggering event;

wherein the information is captured immediately prior to and immediately subsequent to the triggering event, wherein the information is continuously captured in a selective first set of blocks of a memory array prior to the triggering event, wherein the information is captured subsequent to the triggering event in a second set of blocks of the memory array while maintaining information captured prior to the triggering event in the first set of blocks of the memory array.

12. (Previously Presented) The method of Claim 11, wherein information pertaining to the triggering event is captured and maintained despite the occurrence of a subsequent triggering event.

13. (Original) The method of Claim 11, wherein information is captured in non-consecutive storage locations.

14. (Original) The method of Claim 11, further comprising:
outputting captured information.

15. (Original) The method of Claim 11, wherein information is captured for every Nth cycle associated with the operation of the central processing unit.

16. (Currently Amended) A trace recorder for a microprocessor based integrated circuit, comprising:

a memory array operable to capture information passed from a central processing unit to instruction and data caches of the integrated circuit;

a trigger control register operable to initiate information capture;

a capture control register operable to determine how information is to be captured and maintained;

an order map register operable to determine where information is to be captured within the memory array;

wherein information is captured immediately prior to and immediately subsequent to a triggering event, the memory array operable to continuously capture selective information in a selective first set of blocks of the memory array prior to the triggering event, the memory array operable to capture information subsequent to the triggering event in a second set of blocks of the memory array while maintaining information captured prior to the triggering event in the first set of blocks of the memory array.

17. (Original) The trace recorder of Claim 16, further comprising:

an inhibit mask register operable to selectively inhibit capturing of information.

18. (Original) The trace recorder of Claim 16, further comprising:

controller logic operable to access the memory array according to the trigger control register, the capture control register, and the order map register.

19. (Original) The trace recorder of Claim 18, wherein the controller logic generates memory addresses to the memory array.

20. (Previously Presented) The trace recorder of Claim 16, wherein information associated with the triggering event is maintained in the memory array during capture of information associated with a subsequent triggering event.